Vol. 3 No. 3 (2026)

Articles

• Hardware Watermarking and Obfuscation Techniques for IP Protection in SoC Design Flows

  Nicolas Roux (Author)

  1-8

  • PDF

• Design and Implementation of a Low-Power RISC-V Based SoC with Hardware Acceleration for Edge AI Applications

  Lam Jun, Lee Kim, Luo Xe (Author)

  9-14

  • PDF

• Energy-Efficient FPGA Accelerator Architecture for Real-Time Convolutional Neural Network Inference

  Madhanraj (Author)

  15-21

  • PDF

• Thermal-Aware Floorplanning and Power Optimization Techniques for 3D Integrated SoC Architectures

  Latha B (Author)

  22-33

  • PDF

• Hardware–Software Co-Design Framework for Secure and Scalable IoT Embedded Systems

  J. Btia, Md. Kolba, Barek F. Fatem, Md. Abbas (Author)

  34-42

  • PDF

• High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems

  Matteo Ferrari (Author)

  43-50

  • PDF