Journal of Integrated VLSI, Embedded and Computing Technologies
Return to Article Details
High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems
Download
Download PDF