1.
Matteo Ferrari. High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems. Journal of Integrated VLSI, Embedded and Computing Technologies [Internet]. 2026 May 20 [cited 2026 Mar. 5];3(3):43-50. Available from: https://ecejournals.in/index.php/JIVCT/article/view/535