Latha B. Thermal-Aware Floorplanning and Power Optimization Techniques for 3D Integrated SoC Architectures. Journal of Integrated VLSI, Embedded and Computing Technologies [Internet]. 2026 May 16 [cited 2026 Mar. 5];3(3):22-33. Available from: https://ecejournals.in/index.php/JIVCT/article/view/533