Matteo Ferrari. “High-Performance Network-on-Chip Architecture With Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems”. Journal of Integrated VLSI, Embedded and Computing Technologies 3, no. 3 (May 20, 2026): 43–50. Accessed March 5, 2026. https://ecejournals.in/index.php/JIVCT/article/view/535.