Kagaba J. Bosco, S. M Pavalam, L.J. Mpamije. “Thermal-Aware 3D TSV-Enabled NoC Topologies for High-Throughput SoC Accelerators”. Journal of Integrated VLSI, Embedded and Computing Technologies 3, no. 2 (February 14, 2026): 14–24. Accessed March 5, 2026. https://ecejournals.in/index.php/JIVCT/article/view/508.