Matteo Ferrari. “High-Performance Network-on-Chip Architecture With Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems”. Journal of Integrated VLSI, Embedded and Computing Technologies , vol. 3, no. 3, May 2026, pp. 43-50, https://ecejournals.in/index.php/JIVCT/article/view/535.