Latha B. “Thermal-Aware Floorplanning and Power Optimization Techniques for 3D Integrated SoC Architectures”. Journal of Integrated VLSI, Embedded and Computing Technologies , vol. 3, no. 3, May 2026, pp. 22-33, https://ecejournals.in/index.php/JIVCT/article/view/533.