Matteo Ferrari, “High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems”, Journal of Integrated VLSI, Embedded and Computing Technologies, vol. 3, no. 3, pp. 43–50, May 2026, Accessed: Mar. 05, 2026. [Online]. Available: https://ecejournals.in/index.php/JIVCT/article/view/535