[1]
V.Ramya, “On-Chip Co-Processing Architectures for Concurrent Neuroelectrical and Hemodynamic Signal Analysis”, Journal of Integrated VLSI, Embedded and Computing Technologies, vol. 3, no. 1, pp. 64–70, Nov. 2025, Accessed: Feb. 12, 2026. [Online]. Available: https://ecejournals.in/index.php/JIVCT/article/view/491