Matteo Ferrari (2026) “High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems”, Journal of Integrated VLSI, Embedded and Computing Technologies, 3(3), pp. 43–50. Available at: https://ecejournals.in/index.php/JIVCT/article/view/535 (Accessed: 5 March 2026).