Latha B (2026) “Thermal-Aware Floorplanning and Power Optimization Techniques for 3D Integrated SoC Architectures”, Journal of Integrated VLSI, Embedded and Computing Technologies, 3(3), pp. 22–33. Available at: https://ecejournals.in/index.php/JIVCT/article/view/533 (Accessed: 5 March 2026).