LATHA B. Thermal-Aware Floorplanning and Power Optimization Techniques for 3D Integrated SoC Architectures. Journal of Integrated VLSI, Embedded and Computing Technologies , [S. l.], v. 3, n. 3, p. 22–33, 2026. Disponível em: https://ecejournals.in/index.php/JIVCT/article/view/533.. Acesso em: 5 mar. 2026.