Matteo Ferrari. High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems. Journal of Integrated VLSI, Embedded and Computing Technologies. 2026;3(3):43-50. Accessed March 5, 2026. https://ecejournals.in/index.php/JIVCT/article/view/535