Latha B. Thermal-Aware Floorplanning and Power Optimization Techniques for 3D Integrated SoC Architectures. Journal of Integrated VLSI, Embedded and Computing Technologies. 2026;3(3):22-33. Accessed March 5, 2026. https://ecejournals.in/index.php/JIVCT/article/view/533