

Energy Efficient Algorithms for Real Time Data Processing in Reconfigurable Computing Environments

Krzysztof Piotr Wiśniewski¹, Katarzyna Zielińska², Wojciech Malinowski^{3*}

¹⁻³Faculty of Automatic Control, Electronics and Computer Science, Silesian University of Technology, 44-100 Gliwice, Poland

Keywords: Data Processing;

Energy Efficiency; Real-Time Systems; Reconfigurable Computing; Sustainable Algorithms; System Optimization

Corresponding Author Email: malinow.woj@polsl.pl

DOI: 10.31838/RCC/02.03.01

 Received
 : 29.05.25

 Revised
 : 02.08.25

 Accepted
 : 19.10.25

Abstract

With exponential demand for edge computing coming in computer vision driven applications such as autonomous vehicles, smart devices, among others, energy efficiency has become a major problem. This typically means that excessive power is used by traditional video processing methods which often involve reading and processing redundant data, especially in higher frame rate situations. Here, we investigate recent efforts that integrate reconfigurable hardware and intelligent algorithms to achieve orders of magnitude reduction in energy, while preserving real-time performance, for the most pervasive visual tasks. In this paper, we study a new system, which combines a lightweight pixel masking algorithm with a reconfigurable CMOS image sensor, allowing the selective omission of uneventful regions in the readout phase. This hardware-algorithm co-design framework maximizes energy savings for applications including autonomous driving and augmented reality while optimizing both front end sensor operations and back end neural network processing.

How to cite this article: Wiśniewski KP, Zielińska K, Malinowski W (2025). Energy Efficient Algorithms for Real Time Data Processing in Reconfigurable Computing Environments. SCCTS Transactions on Reconfigurable Computing, Vol. 2, No. 3, 2025, 1-7

INTRODUCTION

As it turns out, getting to the heart of this approach will enable us to understand why it solves some significant pitfalls of older methods, including being unable to optimise for sensor energy and unclear latency implications for real-time deployment. In particular, we will discuss the wider implications of this for facilitating advanced low power, real-time computer vision systems in more challenging edge device settings, with stringent energy constraints.^[1-4]

Challenges for Edge Computing in Computer Vision

The growth in edge computing for computer vision applications has resulted in energy efficiency being among the key technological challenges. The pervasive need for optimized power consumption has never been more critical than when devices are more sophisticated and tasks more complex.

Energy bottlenecks in traditional systems

Conventional video processing systems face significant energy inefficiencies, primarily due to:

- 1. **Repetitive frame reading:** Many systems read the whole frame, even when large parts are not of interest.
- 2. **Redundant pixel processing:** More typically, all of the pixels are processed, irrespective of their contribution to the task in hand.
- 3. **High frame rate demands:** A large number of applications suffer from increasing energy consumption at higher frame rates (Figure 1).

Taken together, these factors contribute to unnecessary power drain, which makes its deployment in resource constrained environments for long periods problematic. Limitations of Existing Optimization Schemes. However, frame skipping techniques still have to read entire frames, to find out which parts (of the frames) to process. Latency limits real time

SCCTS Transactions on Reconfigurable Computing | Sept - Dec | ISSN: 3049-1533

Krzysztof Piotr Wiśniewski et al. : Energy Efficient Algorithms for Real Time Data Processing in Reconfigurable Computing Environments



Fig. 1: Energy bottlenecks in traditional systems

| Table 1: Energy | Efficient | Algorithms f | or Real-T | ime Processing |
|-----------------|-----------|--------------|-----------|----------------|
|-----------------|-----------|--------------|-----------|----------------|

| Feature | Rationale |
|-----------------|---|
| Low Power | Low power consumption ensures that the algorithm runs efficiently within the limited power budgets |
| Consumption | of reconfigurable computing systems, especially in edge applications. |
| Adaptability | Adaptability allows the algorithm to adjust to varying processing loads and dynamically optimize energy consumption based on system requirements. |
| Real-Time | Real-time execution ensures that the data is processed with minimal delay, making it suitable for ap- |
| Execution | plications that require immediate decision-making. |
| High Throughput | High throughput enables the algorithm to process large volumes of data per unit time, essential for handling real-time data streams in reconfigurable computing environments. |
| Scalability | Scalability ensures that the algorithm can handle increasing amounts of data without a proportional |
| | increase in energy consumption or processing time. |
| Data | Data compression reduces the amount of data that needs to be processed, transferred, or stored, re- |
| Compression | sulting in lower energy usage and improved system performance. |

performance for feedback based methods that rely on results from frame analysis of previous frames. Currently, approaches that aggressively skip large pixel regions suffer from unacceptable accuracy degradation. Demand for edge computing in computer vision applications continues to grow, from autonomous vehicles to smart devices, energy efficiency has emerged as a critical challenge. Traditional video processing methods often consume excessive power by reading and processing redundant data, especially in high frame rate scenarios. This article explores cutting-edge approaches that leverage reconfigurable hardware and intelligent algorithms to dramatically reduce energy consumption while maintaining realtime performance for complex vision tasks.

We'll examine a novel system that combines a lightweight pixel masking algorithm with a reconfigu-

rable CMOS image sensor, enabling selective skipping of uneventful regions during the sensor readout phase. This hardware-algorithm co-design framework optimizes both front-end sensor operations and back-end neural network processing, achieving significant energy savings across applications like autonomous driving and augmented reality (Table 1).^[5-9]

CHALLENGES IN EDGE COMPUTING FOR COMPUTER VISION

Energy Bottlenecks in Traditional Systems

Limitations of Existing Optimization Approaches. A Novel Approach: (io pkg): Intelligent Parameter Masking and Reconfigurable Hardware. Pixel Masking Lightweight Algorithm. Low computational overhead: Minimizing its own energy footprint and designed for efficiency. Adaptability, It can be tuned for skip mode (row synthesis or region synthesis) requirement on the application need. Using an attention machine, the MGN will divide images into patches, process each patch with a transformer block, and use the attention machine to figure out the importance of different regions. This enables intelligent, content aware decisions about what parts to load fully.

CMOS Image Sensor With Reconfigurable Capability

As a complement to the masking algorithm, a custom reconfigurable image sensor system is designed. Notable aspects include. Multiple operation modes: Provides standard reading, row wise skip and region wise skip. Integrated mask storage: Memory banks are incorporated to store a binary masks generated by the MGN. Power-gating capabilities: Can selectively deactivate sensor components responsively to the current mask. By translating algorithmic decisions into physical energy savings, this hardware design yields the system the ability to actually physically skip reading and processing pixels deemed unimportant by the masking algorithm. To enable the simultaneous generation of masks and hybrid reconfigurable sensor hardware, we propose a system where both the mask generation network and reconfigurable sensor hardware are integrated into a total architecture designed to operate with best energy efficiency. I now want to look at the components in more detail, and see how they work together.

Design of the Mask Generator Network (MGN). It divides the images into N * N patches. Each patch is embed into a vector of length L. Adds a classification token (cls_token). MHSA (Multi-head self attention) layer. GELU Activation in Feed Forward Network (FFN). Uses attention scores between cls_token and image patches. Takes in final importance scores from first linear layer. Compute binary region and row masks by applying thresholding Reconfigurable Computing Environments. As the demand for edge computing in computer vision applications continues to grow, from autonomous vehicles to smart devices, energy efficiency has emerged as a critical challenge. Traditional video processing methods often consume excessive power by reading and processing redundant data, especially in high frame rate scenarios. This article explores cutting-edge approaches that leverage reconfigurable hardware and intelligent algorithms to dramatically reduce energy consumption while maintaining realtime performance for complex vision tasks.^[10-14]



Fig. 2: CMOS Image Sensor With Reconfigurable Capability

Energy Bottlenecks in Traditional Systems

Limitations of Existing Optimization Approaches. Lightweight Pixel Masking Algorithm. Reconfigurable CMOS Image Sensor. System Architecture and Implementation. Mask Generator Network (MGN) Design. Input processing. Divides images into N×N patches. Appends a classification token (cls_token). Transformer block. Multi-head self-attention (MHSA) layer. Feed-forward network (FFN) with GELU activation. Attention-based importance scoring. Utilizes attention scores between cls_token and image patches. Linear layer to generate final importance scores. Mask generation. Applies thresholding to produce binary region and row masks. The MGN alternately computes new masks from P frames to ensure coverability of all frames while keeping computational overhead under control with changing scenes.^[15-17]

CMOS IMAGE SENSOR ARCHITECTURE WITH RECONFIGURABLE DESIGN

The sensor system builds upon conventional designs with several key modifications. Additional memory

banks: Store binary masks for row-wise and pedis wise skipping. Modified row driver: Allows active row activation based on mask values. Reconfigurable ADC circuitry: allows power gating of unnecessary components. Control logic: Takes over control of different operational modes and mask application. The MGN is implemented on a digital logic chip that is stacked with the image sensor die in a 3D integra table configuration. This solves the communications overhead problem and entails the ability to optimize manufacturing processes for each component.^[18-21]

Operational Modes

The system supports three primary modes of operation. Standard mode: All pixel reading in row-by-row. Rowskip mode: Based on the row mask, entire rows can be bypassed. Region-skip mode: Pixels are read only from a row if the mask is in the region. The trade-offs of saving energy in each mode with these trade-offs decoupling between energy savings and granularity of control across application specific requirements.^[22-25]

Energy (optimization) strategies

Multiple strategies are employed in order to reduce energy consumption at various component and operational levels. Sensor Readout Optimization. Selective row activation: In row skip mode we can skip entire rows. Partial column reading: In region skip mode, we read only the pixels under active rows. ADC power-gating: The current mask determines the power that is applied to unused ADC components.^[26-30]



Fig. 3: Energy (optimization) strategies

Computation Reduction

Masked processing: This allows back end neural networks to be 'centred' on regions of interest. Periodic mask updates: Masks are computed amortized every P frames. Lightweight MGN: To reduce the energy overhead, the mask generator is designed. Memory and Communication Efficiency. Compact mask representation: Binary masks need no storage and minimal transmission bandwidth. 3D integration: Reuses the communication energy span between the sensor node and processing nodes. Adaptive precision: Application needs determine the bit depth for which the ADC can be reconfigured. Through combining these approaches, the system is able to obtain substantial energy savings, while maintaining the flexibility to respond to a wide range of possible scenarios and requirements.^[31-38]

RESULTS AND **P**ERFORMANCE **E**VALUATION

Extensive experiments were performed on several application domains and across multiple datasets to assess the effectiveness of the proposed system. In this post we take a look at the main findings with implications.

Experimental Setup

Evaluations were performed on three primary datasets:

- 1. **BDD100K:** A driving dataset at large scale for applications of autonomous vehicle.
- 2. ImageNetVID: A video object detection benchmark

EyeNet for eye segmentation on ERV 80/ a OpenEDS row activation: In row-skip mode, entire rows can be left unpowered. Partial column reading: Region-skip mode allows for reading only specific pixels within active rows. ADC power-gating: Unused ADC components are powered down based on the current mask.

Computation Reduction

Masked processing: Back-end neural networks can focus solely on regions of interest.

Periodic mask updates: Computing masks every P frames amortizes the computational cost.

Lightweight MGN: The mask generator is designed for minimal energy overhead.

Memory and Communication Efficiency

Compact mask representation: Binary masks require minimal storage and transmission bandwidth (Table 2). 3D integration: Reduces communication energy between sensor and processing components.

Adaptive precision: The ADC can be reconfigured for different bit depths based on application needs. By combining these strategies, the system achieves

| Approach | Technique |
|---------------------------------|---|
| Dynamic Voltage Scaling | Dynamic voltage scaling adjusts the voltage levels based on the workload, reducing power consumption without compromising performance in real-time data processing tasks. |
| Adaptive Task Scheduling | Adaptive task scheduling optimizes the allocation of tasks to resources based on current system load, ensuring efficient use of computing resources and minimizing energy consumption. |
| Approximate Computing | Approximate computing uses less precise calculations for certain tasks where full accuracy is not crit- ical, offering significant energy savings while maintaining acceptable results. |
| Event-Driven Processing | Event-driven processing only triggers data processing when significant changes or events occur, reduc- ing the overall energy expenditure compared to continuous processing. |
| Energy-Aware Hardware Design | Energy-aware hardware design incorporates power-saving mechanisms at the hardware level, ensuring that the reconfigurable computing system uses the least amount of energy during operations. |
| Parallel Processing | Parallel processing allows tasks to be divided across multiple computational units, reducing the time needed for data processing and lowering energy consumption by optimizing workload distribution. |

Table 2: Energy Efficient Algorithms in Reconfigurable Computing

substantial energy savings while maintaining the flexibility to adapt to different scenarios and requirements.

Performance Evaluation and Results

To assess the effectiveness of the proposed system, extensive experiments were conducted across multiple datasets and application domains. Let's examine the key findings and their implications.

Evaluations were performed on three primary datasets:

- 1. **BDD100K:** A large-scale driving dataset for autonomous vehicle applications
- 2. ImageNetVID: A benchmark for video object detection
- 3. **OpenEDS:** An eye-tracking dataset for AR/VR applications

Various state-of-the-art computer vision models were employed, including:

- Tiny-YOLO for object detection on BDD100K
- ViTDet for object detection on ImageNetVID
- EyeNet for eye segmentation on OpenEDS

CONCLUSION

Energy efficient algorithms for real time data processing in reconfigurable computing environment are a significant step towards overcoming the problems of edge computing in computer vision applications. Using intelligent pixel masking algorithms and reconfigurable CMOS image sensor hardware, researchers have shown that dramatic energy can be saved while still obtaining high accuracy on various tasks. Lightweight mask generator network and flexible sensor architecture for multi skip modes are key innovations that will

enable future advances in this area. This points to a new avenue for the use of sophisticated computer vision rather than in energy deprived environments, particularly at the sensor level where it becomes possible to selectively process only the most relevant data. We will continue to see improvements in energy efficiency of this technology, allowing even more powerful and capable edge computing systems. And in turn, will spur innovation across all sorts of applications from autonomous vehicles and augmented reality to environment monitoring and more. It will depend on continued collaboration between algorithm designers, hardware engineers, and application developers to fully explicate this potential for energy efficient real time processing. With this approach, we show the potential to make computer vision systems at the edge become a revolution in our visions of computer vision in general and the implementation of such computer vision systems especially.

REFERENCES:

- 1. Zong, Z. (2020, August). An improvement of task scheduling algorithms for green cloud computing. In 2020 15th International conference on computer science & education (ICCSE) (pp. 654-657). IEEE.
- 2. Jena, R. K. (2017). Energy efficient task scheduling in cloud environment. *Energy Procedia*, 141, 222-227.
- 3. Lee, E., & Messerschmitt, D. (1987). Pipeline interleaved programmable DSP's: Architecture. *IEEE Transactions on Acoustics, Speech, and Signal Processing, 35*(9), 1320-1333.
- 4. Dashti, S. E., & Rahmani, A. M. (2016). Dynamic VMs placement for energy efficiency by PSO in cloud computing. *Journal of Experimental & Theoretical Artificial Intelligence*, 28(1-2), 97-112.

SCCTS Transactions on Reconfigurable Computing | Sept - Dec | ISSN: 3049-1533

- Belshaw, M. S., & Greenspan, M. A. (2009, September). A high speed iterative closest point tracker on an FPGA platform. In 2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops (pp. 1449-1456). IEEE.
- Gautier, Q., Shearer, A., Matai, J., Richmond, D., Meng, P., & Kastner, R. (2014, December). Real-time 3d reconstruction for fpgas: A case study for evaluating the performance, area, and programmability trade-offs of the altera opencl sdk. In 2014 International Conference on Field-Programmable Technology (FPT) (pp. 326-329). IEEE.
- Gautier, Q., Althoff, A., & Kastner, R. (2019, July). Fpga architectures for real-time dense slam. In 2019 IEEE 30th International Conference on Application-specific Systems, Architectures and Processors (ASAP) (Vol. 2160, pp. 83-90). IEEE.
- Vaithianathan, M., Patil, M., Ng, S. F., & Udkar, S. (2023). Comparative study of FPGA and GPU for high-performance computing and AI. ESP International Journal of Advancements in Computational Technology (ESP-IJACT), 1(1), 37-46.
- Vaithianathan, M., Patil, M., Ng, S. F., & Udkar, S. (2024). Low-Power FPGA design techniques for Next-Generation mobile devices. ESP International Journal of Advancements in Computational Technology (ESP-IJACT), 2(2), 82-93.
- Sreevani, M., Lakshmanachari, S., Manvitha, B., Pravalika, Y. J. N., Praveen, T., Vijay, V., & Vallabhuni, R. R. (2021, December). Design of carry select adder using logic optimization technique. In 2021 International Conference on Advances in Computing, Communication, and Control (ICAC3) (pp. 1-6). IEEE.
- 11. Rappaport, T. S. (2024). Wireless communications: principles and practice. Cambridge University Press.
- Piesiewicz, R., Jansen, C., Wietzke, S., Mittleman, D., Koch, M., & Kürner, T. (2007). Properties of building and plastic materials in the THz range. *International Journal* of Infrared and Millimeter Waves, 28, 363-371.
- 13. Huo, Y., Dong, X., & Ferdinand, N. (2022). Distributed reconfigurable intelligent surfaces for energy-efficient indoor terahertz wireless communications. *IEEE Internet of Things Journal*, *10*(3), 2728-2742.
- 14. Kumar, K. A., Krishna, A. V., & Chatrapati, K. S. (2017). New secure routing protocol with elliptic curve cryptography for military heterogeneous wireless sensor networks. *Journal of Information and Optimization Sciences*, *38*(2), 341-365.
- Zhao, Z., Shi, D., Hui, G., & Zhang, X. (2019). An energy-optimization clustering routing protocol based on dynamic hierarchical clustering in 3D WSNs. *IEEE Access*, 7, 80159-80173.
- 16. Dattatraya, K. N., & Rao, K. R. (2022). Hybrid based cluster head selection for maximizing network lifetime and

energy efficiency in WSN. Journal of King Saud University-Computer and Information Sciences, 34(3), 716-726.

- 17. Saritha, M., Radhika, C., Reddy, M. N., Lavanya, M., Karthik, A., Vijay, V., & Vallabhuni, R. R. (2021, December). Pipelined Distributive Arithmetic-based FIR Filter Using Carry Save and Ripple Carry Adder. In 2021 2nd International Conference on Communication, Computing and Industry 4.0 (C214) (pp. 1-6). IEEE.
- Irmak, H., Ziener, D., & Alachiotis, N. (2021, August). Increasing flexibility of FPGA-based CNN accelerators with dynamic partial reconfiguration. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL) (pp. 306-311). IEEE.
- Lickly, B., Liu, I., Kim, S., Patel, H. D., Edwards, S. A., & Lee, E. A. (2008, October). Predictable programming on a precision timed architecture. In *Proceedings of the* 2008 international conference on Compilers, architectures and synthesis for embedded systems (pp. 137-146).
- 20. Andalam, S., Roop, P. S., Girault, A., & Traulsen, C. (2013). A predictable framework for safety-critical embedded systems. *IEEE Transactions on Computers*, *63*(7), 1600-1612.
- Chen, W., Wang, D., Chen, H., Wei, S., He, A., & Wang, Z. (2018, June). An asynchronous and reconfigurable CNN accelerator. In 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC) (pp. 1-2). IEEE.
- 22. Yang, C., Wang, Y., Zhang, H., Wang, X., & Geng, L. (2019, November). A reconfigurable CNN accelerator using tileby-tile computing and dynamic adaptive data truncation. In 2019 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA) (pp. 73-74). IEEE.
- 23. Yu, P., Yang, M., Xiong, A., Ding, Y., Li, W., Qiu, X., ... & Cheriet, M. (2020). Intelligent-driven green resource allocation for industrial Internet of Things in 5G heterogeneous networks. *IEEE Transactions on Industrial Informatics*, 18(1), 520-530.
- 24. He, P., Almasifar, N., Mehbodniya, A., Javaheri, D., & Webber, J. L. (2022). Towards green smart cities using Internet of Things and optimization algorithms: A systematic and bibliometric review. *Sustainable Computing: Informatics and Systems*, *36*, 100822.
- 25. Liu, X., Ansari, N., Sha, Q., & Jia, Y. (2022). Efficient green energy far-field wireless charging for Internet of Things. *IEEE Internet of Things Journal*, 9(22), 23047-23057.
- 26. Sushma, S., Swathi, S., Bindusree, V., Kotamraju, S. I., Kumar, A. A., Vijay, V., & Vallabhuni, R. R. (2021, December). QCA Based Universal Shift Register using 2 to 1 Mux and D flip-flop. In 2021 International Conference on Advances in Computing, Communication, and Control (ICAC3) (pp. 1-6). IEEE.
- 27. Sakai, Y. (2020, November). Quantizaiton for deep neural network training with 8-bit dynamic fixed point. In 2020

7th International Conference on Soft Computing & Machine Intelligence (ISCMI) (pp. 126-130). IEEE.

- Kale, N. S., Hanes, M. D., Peric, A., & Salgueiro, G. (2020). U.S. Patent No. 10,848,495. Washington, DC: U.S. Patent and Trademark Office.
- 29. Bommu, R. (2022). Ethical considerations in the development and deployment of AI-powered medical device software: balancing innovation with patient welfare. *Journal of Innovative Technologies*, 5(1), 1-7.
- 30. Puhan, S., Panda, D., & Mishra, B. K. (2020, March). Energy efficiency for cloud computing applications: A survey on the recent trends and future scopes. In 2020 International Conference on Computer Science, Engineering and Applications (ICCSEA) (pp. 1-6). IEEE.
- 31. Quang-Hung, N., Nien, P. D., Nam, N. H., Huynh Tuong, N., & Thoai, N. (2013, March). A genetic algorithm for power-aware virtual machine allocation in private cloud. In *Information and communication technology-EurAsia conference* (pp. 183-191). Berlin, Heidelberg: Springer Berlin Heidelberg.
- 32. Reddy, V. M., & Nalla, L. N. (2021). Harnessing Big Data for Personalization in E-commerce Marketing Strategies. *Revista Espanola de Documentacion Cientifica*, 15(4), 108-125.
- Kyriakos, A., Papatheofanous, E. A., Bezaitis, C., & Reisis, D. (2022). Resources and power efficient FPGA accelerators for real-time image classification. *Journal of Imaging*, 8(4), 114.
- 34. Lamoral Coines, A., & Jiménez, V. P. G. (2021). CCSDS 131.2-B-1 transmitter design on FPGA with adaptive coding and modulation schemes for satellite communications. *Electronics*, 10(20), 2476.
- 35. Guo, S., Dai, Y., Xu, S., Qiu, X., & Qi, F. (2019). Trusted cloud-edge network resource management: DRL-driven service function chain orchestration for IoT. *IEEE Internet of Things Journal*, *7*(7), 6010-6022.
- 36. Samanta, A., Li, Y., & Esposito, F. (2019, June). Battle of microservices: Towards latency-optimal heuristic scheduling for edge computing. In 2019 IEEE Conference on Network Softwarization (NetSoft) (pp. 223-227). IEEE.
- 37. Samanta, A., Li, Y., & Esposito, F. (2019, June). Battle of microservices: Towards latency-optimal heuristic scheduling for edge computing. In 2019 IEEE Conference on Network Softwarization (NetSoft) (pp. 223-227). IEEE.

- 38. Wang, S., Psaraftis, H. N., & Qi, J. (2021). Paradox of international maritime organization's carbon intensity indicator. *Communications in Transportation Research*, *1*, 100005.
- Beken, K., Caddwine, H., Kech, R., & Mlein, M. (2023). Electromagnetic sounding in antennas using near-field measurement techniques. *National Journal of Antennas* and Propagation, 5(2), 29-35.
- 40. Vijay, V., Pittala, C. S., Koteshwaramma, K. C., Shaik, A. S., Chaitanya, K., Birru, S. G., Medapalli, S. R., & Thoranala, V. R. (2022). Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits. Journal of VLSI Circuits and Systems, 4(1), 20-26. https://doi.org/10.31838/ jvcs/04.01.04
- 41. Nam, H., Nunes, M. G. V., & Loukachevitch, N. (2023). 3D printing: Next-generation realization for future applications. *International Journal of Communication* and Computer Technologies, 11(2), 19-24. https://doi. org/10.31838/IJCCTS/11.02.04
- 42. Muralidharan, J. (2023). Innovative RF design for high-efficiency wireless power amplifiers. *National Journal of RF Engineering and Wireless Communication*, 1(1), 1-9. https://doi.org/10.31838/RFMW/01.01.01
- 43. Jagan, B. O. L. (2024). Low-power design techniques for VLSI in IoT applications: Challenges and solutions. *Journal of Integrated VLSI, Embedded and Computing Technologies,* 1(1), 1-5. https://doi.org/10.31838/ JIVCT/01.01.01
- 44. Rahim, R. (2024). Review of modern robotics: From industrial automation to service applications. *Innovative Reviews in Engineering and Science*, 1(1), 34-37. https:// doi.org/10.31838/INES/01.01.08
- 45. Sadulla, S. (2024). Optimization of data aggregation techniques in IoT-based wireless sensor networks. *Journal of Wireless Sensor Networks and IoT*, 1(1), 31-36. https://doi.org/10.31838/WSNIOT/01.01.05
- 46. Rahim, R. (2024). Adaptive algorithms for power management in battery-powered embedded systems. *SCCTS Journal of Embedded Systems Design and Applications*, 1(1), 25-30. https://doi.org/10.31838/ESA/01.01.05
- 47. Cheng, L. W., & Wei, B. L. (2024). Transforming smart devices and networks using blockchain for IoT. Progress in Electronics and Communication Engineering, 2(1), 60-67. https://doi.org/10.31838/PECE/02.01.06