

RCH ARTICLE

Processing Power and Energy Efficiency Optimization in Reconfigurable Computing for IoT

R. Sampedro¹, K. Wang^{2*}

^{1,2}School of Computing and Communications, InfoLab21, Lancaster University, Lancaster LA1 4WA, U.K.

Keywords:

ABSTRACT

Energy Efficiency; IoT Applications; **Optimization Techniques;** Power Management; Reconfigurable Computing; **Processing Power**

Corresponding Author Email: wangk65@lancaster.ac.uk

DOI: 10.31838/RCC/02.02.05

Received : 13.02.25 **Revised** : 14.04.25

Accepted : 22.05.25

Since the world of the Internet of Things (IoT) has taken over how we interact with technology daily. The increasing proliferation of IoT applications across many industries calls for flexible and energy-efficient computing solutions to run the networks of connected devices. With the emergence of Reconfigurable computing, also using Field Programmable Gate Arrays (FPGAs), speech processing as well as many other processing and computation intensive applications, has been shown to be ideally suited for IoT sensor nodes and edge devices to get the best combination between processing capability and power consumption. In this article, we explore the possibility of reconfigurable computing as solution to the special problems of IoT systems, and novel ways that can enhance their performance and energy efficiency.

How to cite this article: Sampedro R, Wang K (2025). Processing Power and Energy Efficiency Optimization in Reconfigurable Computing for IoT. SCCTS Transactions on Reconfigurable Computing, Vol. 2, No. 2, 2025, 31-37

COMPUTATIONAL CHALLENGES OF THE RISE OF IOT

With the adoption of billions of connected devices across the odd and unique applications which includes smart home and cities, to industrial automation and environmental monitoring, the adoption of IoT technology has been exponential. This proliferation presents several key challenges:

- 1. Dynamic workloads: IoT Applications have varying computational requirements, some tasks have high computational power requirements while some others are less computational overhead.
- 2. Energy constraints: Power efficiency is critical to provide battery or energy harvesting powered IoT devices to last.
- 3. Diverse application requirements: Depending on what you want to use the IoT for, you may need different computational capabilities, I/O interfaces, or communication protocols.

This feature allows IoT sensor nodes to dynamically insert specialized hardware accelerators or adjust communication interfaces in an ongoing fashion, without interrupting operations.^[1-5]

	ior compacing
Factor	Influence
Parallel	Parallel processing increases computational
Processing	speed by executing multiple tasks simulta-
	neously, improving real-time performance in
	IoT devices.
Clock	Clock frequency control adjusts the
Frequency	operating speed of reconfigurable hardware,
Control	optimizing performance while reducing
-	power consumption.
Data	Data bandwidth management ensures
Bandwidth	efficient data transfer between components,
Management	minimizing bottlenecks and improving
	system throughput.
Task	Task scheduling algorithms allocate
Scheduling	processing tasks efficiently across available
Algorithms	resources, enhancing execution speed and
	reducing idle time.
Hardware	Hardware acceleration leverages specialized
Acceleration	computing units like FPGAs to optimize pro-
	cessing power while minimizing energy con-
	sumption.
Load	Load balancing techniques distribute com-
Balancing	putational tasks evenly across the system,
Techniques	preventing performance degradation and
	energy inefficiencies.

IoT Computing

Table 1: Processing Power in Reconfigurable

SCCTS Transactions on Reconfigurable Computing | May - August | ISSN: 3049-1533




Fig. 1: Computational Challenges of the Rise of IoT

Partial reconfiguration can be leveraged to:

- 1. Run task specific processing units whenever they are required
- 2. Change to accommodate changing environmental or network protocols
- 3. Update in field to add extra functionality or security features.

Partial reconfiguration allows IoT devices to sacrifice some of their static footprint to be more adaptable to meet a variety of tasks.^[6-11]

FPGA-BASED **IOT** DEVICE **E**NERGY-EFFICIENT DESIGN TECHNIQUES

Battery powered IoT devices have to be as energy efficient as possible. Several techniques can be employed to reduce power consumption in FPGAbased systems:

Dynamic Voltage and Frequency Scaling (DVFS)

DVFS: adjusts the operating voltage and clock frequency of the FPGA dependent upon current workload. If these parameters are reduced at those times of low activity, significant power saving can be achieved. Implementation of DVFS in FPGAs requires:

- 1. Fine-grained clock management
- 2. Voltage regulation circuitry
- 3. Predicting and responding to workload changes with intelligent control algorithms

Power Gating and Clock Gating

Closing unused areas of the FPGA with power gating or stopping clock signal to inactive modules with clock gating. Static and dynamic power consumption in IoT devices can be drastically reduced by both techniques. Effective implementation requires:

- 1. Careful partitioning of FPGA design into regions capable of being gatable
- 2. Minimizing latency when reactivating modules with fast wake up mechanisms
- 3. How to intelligently gate components based on the power management policies.

Hardware Accelerators

Specific computationally intensive tasks can be offloaded to the custom hardware accelerator and relieve the main processor of this workload, speed up and reducing energy consumption. For IoT applications, common accelerators might include (Table 2):

1. Secure (encrypted) communication encryption and decryption engines

Technique	Optimization Benefit
Dynamic Voltage Scaling	Dynamic voltage scaling reduces power consumption by adjusting the voltage levels of processing units based on workload demands.
Power Gating Mechanisms	Power gating mechanisms selectively disable inactive hardware components, lowering energy con- sumption in idle or low-usage scenarios.
Data Compression Strategies	Data compression strategies minimize the amount of transmitted and stored data, reducing processing load and energy expenditure.
Adaptive Resource Allocation	Adaptive resource allocation dynamically assigns computational resources based on workload varia- tions, optimizing power efficiency.
Low-Power Circuit Design	Low-power circuit design incorporates energy-efficient transistors and logic gates, reducing overall energy consumption in reconfigurable computing systems.
Thermal Management Solutions	Thermal management solutions use intelligent cooling techniques to maintain optimal operating tem- peratures, preventing overheating and energy wastage.

Table 2: Energy Efficiency Techniques for Reconfigurable IoT Systems

- 2. Sensor data analysis DSP blocks
- 3. Edge AI applications machine learning inference accelerators

When these functions are implemented on FPGA based IoT devices, they can achieve higher performance at lower power levels than what is achievable using software..

Reconfigurable Communication Interfaces for the Internet of Things Connectivity

More often than not IoT devices have to communicate with multiple sensors, actuators, and network technologies, often requiring support of several communication protocols. Flexible reconfigurable communication interfaces based on FPGAs can adapt to different standards or requirements without resplicing the device.

For Wireless Connectivity using Software defined Radio (SDR)

With software defined radio implementations on FPGAs, IoT devices can support, or 'mash', multiple wireless protocols on a single hardware platform. This approach enables:

- 1. Analysis of Dynamic switching between various wireless standards (LoRa, Zigbee, Bluetooth)
- 2. Regional frequency regulations adaptation
- 3. Use of custom or proprietary wireless protocols.

The FPGA based IoT devices support diverse ecosystems by using SDR capabilities to ensure the compatibility

with various ecosystems and adapt to fast changing communication standards.

Wired Interfaces, Reconfigurable.

For wired connectivity, FPGAs can implement various serial and parallel interfaces, such as:

- 1. Universal Asynchronous Receiver/Transmitter that we abbreviate to UART.
- 2. Serial Peripheral Interface or SPI.
- 3. Inter-Integrated Circuit
- 4. Ethernet

This enables these IoT devices to reconfigure their interfaces in order to achieve best connectivity according to the different requirements of each deployment scenario. Reconfigurable IoT Systems at the Edge and Accelerated AI. With the growing number of IoT networks producing more data, we need the ability to process information at the 'edge' location - closer to the source. Because FPGAs are efficient, parallel processing architectures fully usable for edge computing tasks, FPGAs are well suited for edge computing tasks [12]-[23].

AI ACCELERATORS THAT ARE RECONFIGURABLE

With machine learning and artificial intelligence becoming integral parts of many IoT applications, it's becoming increasingly important to ensure end-to-end security of these. FPGA-based systems can implement reconfigurable AI accelerators that provide. Real-time decision making (inference) with low latency. If you are having trouble reading this article on Medium, I would recommend taking a look at Medium's support documentation. Ability to work in various neural network architectures. Better energy efficiency than generic purpose CPUs or GPUs. With reconfigurable AI accelerators, IoT edge devices can make complex analytics and decision making possible without network connectivity to the cloud.^[24-29]

Dynamic Task Offloading

With reconfigurable computing, the task offloading can be dynamically performed between edge devices and cloud resources. This flexibility allows IoT systems to (Figure 2):

- 1. Handle fractionation
- 2. Optimize the resource utilization in the whole network
- 3. Minimize energy consumption through balanced processing loads

Reconfigurable IoT systems can achieve optimal performance and efficiency by intelligently reconfiguring the computational tasks across edge devices and cloud infrastructure. Reconfigurable IoT Devices Security Considerations. With more and more IoT devices and carrying more and more sensitive data security is a must. Securing the IoT using reconfigurable computing presents both unique advantages and challenges.^[30-35]

SECURITY FEATURES

FPGAs can implement robust hardware-based security features,0 including:

- 1. True random number generators for cryptographic operations are.
- 2. Preventing unauthorized firmware modifications through secure boot mechanisms
- 3. Hardware acceleration encryption engines for data protection

This constitutes a strong basis for developing IoT devices with a resistance to various attacks.

Dynamic Security Updates

FPGA based systems are reconfigurable that enables quick update of security updates to combat the emerging threats. This capability enables:

- 1. Hardware vulnerability patching without having to replace your physical device
- Introducing new encryption algorithms or security protocols




Fig. 2: Al Accelerators that are reconfigurable

3. Adaptation to dynamic security standard and regulations

By using reconfigurable hardware, IoT devices can continue to be security strong throughout operational lifetime.^[33-39]

Challenges and future directions in reconfigurable IoT computing.

While reconfigurable computing offers significant potential for IoT applications, several challenges must be addressed to fully realize its benefits:

- 1. **Design complexity:** Specialized skills and tools are needed to create efficient FPGA designs limiting adoption to some of the IoT areas.
- 2. **Power consumption:** For many applications, FPGAs can be made more energy efficient than ASICs at the expense of higher power consumption.
- 3. **Cost considerations:** While initially more expensive than standard microcontrollers, FPGA based solutions may offer greater flexibility and longer lifespans, which cashes out given a large enough application.
- 4. **Standardization:** There are no standardized reconfigurable computing platforms for IoT that hinder interoperability and ecosystem development.

Future research and development efforts are likely to focus on addressing these challenges through:

- 1. A set of improved design tools and high level synthesis techniques to reduce the FPGA development effort.
- 2. Lowpower FPGA architectures and advanced power management
- 3. Open source reconfigurable computing platforms for the internet of things (IoT)
- 4. FURTHER Reducing power consumption with Integration of Emerging memory technologies like non volatile FPGAs.

With ongoing advancements reconfigurable computing will become increasingly important to the way IoT systems will operate in the future.

CONCLUSION

FPGAs lend themselves as powerful and flexible resources for reconfigurable computing, and in particular for addressing the unique challenges in IoT applications. Reconfigurable systems enable dynamic adaptation of time, space, frequency, value, and power for optimized energy efficiency, hardware resources, as well as robust security features, which form a foundation for building next generation IoT devices and networks. As the IoT ecosystem matures, capability to customize and modify hardware functionality will be critical. By providing reconfigurable computing solutions for IoT, they can help future proof and adapt my implementation of IoT investment, and future proof the method of work of my connected devices. While issues of design complexity and standardization still exist, the ongoing research and development efforts are steadily increasing reconfigurable computing accessibility and efficiency for IoT applications. Since these technologies are still maturing, we should soon witness a wider adoption of FPGA based solutions in various IoT areas, like smart cities and industrial automation, as well as health care and environmental monitoring. If we are to have a future of IoT then it will be fully adaptive, efficient and secure with devices that seamlessly merge into our continuously connected world. Reconfigurable computing plays a leading role in this aspect of the evolution, offering the flexibility and performance required to fuel the wave of intelligent, connected systems to come.

REFERENCES:

- 1. Chen, Y. H., Yang, T. J., Emer, J., & Sze, V. (2019). Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices. *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, 9(2), 292-308.
- Zareei, M., Mohamed, E. M., Anisi, M. H., Rosales, C. V., Tsukamoto, K., & Khan, M. K. (2016). On-demand hybrid routing for cognitive radio ad-hoc network. *IEEE Access*, 4, 8294-8302.
- 3. Han, S., Mao, H., & Dally, W. J. (2015). Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. *arXiv preprint arXiv:1510.00149*.
- 4. Hao, C., & Chen, D. (2018, October). Deep neural network model and FPGA accelerator co-design: Opportunities and challenges. In 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) (pp. 1-4). IEEE.
- Jouppi, N. P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., ... & Yoon, D. H. (2017, June). In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th annual international symposium on computer architecture (pp. 1-12).
- 6. Bondarchuk, A. S., Shashev, D. V., & Shidlovskiy, S. V. (2021). Design of a Model of a Reconfigurable Computing Environment for Determining Image Gradient Characteristics.

SCCTS Transactions on Reconfigurable Computing | May - August | ISSN: 3049-1533

Optoelectronics, Instrumentation and Data Processing, 57, 132-140.

- Guo, L., Zhai, S., Qiao, Y., & Lin, F. X. (2019). Transkernel: bridging monolithic kernels to peripheral cores. In 2019 USENIX Annual Technical Conference (USENIX ATC 19) (pp. 675-692).
- 8. API, U. E. R. P., & Eliasz, A. Zephyr RTOS Embedded C Programming.
- Liu, S., Qiu, Q., & Wu, Q. (2008, March). Energy aware dynamic voltage and frequency selection for real-time systems with energy harvesting. In *Proceedings of the conference on Design, automation and test in Europe* (pp. 236-241).
- 10. Edirisinghe, R., & Zaslavsky, A. (2013). Cross-layer contextual interactions in wireless networks. *IEEE Communications Surveys & Tutorials*, *16*(2), 1114-1134.
- Pratap, N. L., Vallabhuni, R. R., Babu, K. R., Sravani, K., Kumar, B. K., Srikanth, A., ... & Mohan, K. S. K. (2020). A Novel Method of Effective Sentiment Analysis System by Improved Relevance Vector Machine. *Australian Patent AU*, 2020104414, 31.
- Kliks, A., Triantafyllopoulou, D., De Nardis, L., Holland, O., Gavrilovska, L., & Bantouna, A. (2015). Cross-layer analysis in cognitive radio—Context identification and decision making aspects. *IEEE transactions on cognitive communications and networking*, 1(4), 450-463.
- Wildman, J., Nardelli, P. H. J., Latva-aho, M., & Weber, S. (2014). On the joint impact of beamwidth and orientation error on throughput in directional wireless poisson networks. *IEEE Transactions on Wireless Communications*, 13(12), 7072-7085.
- 14. Shi, J., Yu, W., Ni, Q., Liang, W., Li, Z., & Xiao, P. (2019). Energy efficient resource allocation in hybrid non-orthogonal multiple access systems. *IEEE Transactions on Communications*, 67(5), 3496-3511.
- 15. Cejudo, E. C., Zhu, H., & Wang, J. (2021). Resource allocation in multicarrier NOMA systems based on optimal channel gain ratios. *IEEE Transactions on Wireless Communications*, 21(1), 635-650.
- 16. Heyn, H. M., Knauss, E., Malleswaran, I., & Dinakaran, S. (2023, April). An investigation of challenges encountered when specifying training data and runtime monitors for safety critical ml applications. In *International working conference on requirements engineering: foundation for software quality* (pp. 206-222). Cham: Springer Nature Switzerland.
- Lu, X., Niyato, D., Jiang, H., Kim, D. I., Xiao, Y., & Han, Z. (2018). Ambient backscatter assisted wireless powered communications. *IEEE Wireless Communications*, 25(2), 170-177.
- Wu, Q., & Zhang, R. (2019). Towards smart and reconfigurable environment: Intelligent reflecting surface aided wireless network. *IEEE communications magazine*, 58(1), 106-112.

- 19. Di Renzo, M., Zappone, A., Debbah, M., Alouini, M. S., Yuen, C., De Rosny, J., & Tretyakov, S. (2020). Smart radio environments empowered by reconfigurable intelligent surfaces: How it works, state of research, and the road ahead. *IEEE journal on selected areas in communications*, 38(11), 2450-2525.
- 20. Ozaki, N., Yasuda, Y., Izawa, M., Saito, Y., Ikebuchi, D., Amano, H., ... & Kondo, M. (2011). Cool mega-arrays: Ultralow-power reconfigurable accelerator chips. *IEEE Micro*, *31*(6), 6-18.
- 21. Fara, R., Ratajczak, P., Phan-Huy, D. T., Ourir, A., Di Renzo, M., & De Rosny, J. (2022). A prototype of reconfigurable intelligent surface with continuous control of the reflection phase. *IEEE Wireless Communications*, 29(1), 70-77.
- 22. Wiedemann, S., Shivapakash, S., Becking, D., Wiedemann, P., Samek, W., Gerfers, F., & Wiegand, T. (2021). FantastIC4: a hardware-software co-design approach for efficiently running 4bit-compact multilayer perceptrons. *IEEE Open Journal of Circuits and Systems*, 2, 407-419.
- 23. Nagaraju, V. S., Anusha, R., & Vallabhuni, R. R. (2020, December). A hybrid PAPR reduction technique in OFDM systems. In 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE) (pp. 364-367). IEEE.
- Williams, S., Waterman, A., & Patterson, D. (2009). Roofline: an insightful visual performance model for multicore architectures. *Communications of the ACM*, 52(4), 65-76.
- Schmit, H., Whelihan, D., Tsai, A., Moe, M., Levine, B., & Taylor, R. R. (2002, May). PipeRench: A virtualized programmable datapath in 0.18 micron technology. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No. 02CH37285) (pp. 63-66). IEEE.
- 26. Levine, B. (2005). Kilocore: Scalable, high-performance, and power efficient coarse-grained reconfigurable fabrics. In *Proc. of Int. Symp. on Advaned Reconfigurable Systems, Dec.* 2005.
- 27. Abbasi, M., Rafiee, M., Khosravi, M. R., Jolfaei, A., Menon, V. G., & Koushyar, J. M. (2020). An efficient parallel genetic algorithm solution for vehicle routing problem in cloud implementation of the intelligent transportation systems. *Journal of cloud Computing*, *9*, 1-14.
- 28. Kaur, K., Garg, S., Kaddoum, G., Ahmed, S. H., & Atiquzzaman, M. (2019). KEIDS: Kubernetes-based energy and interference driven scheduler for industrial IoT in edgecloud ecosystem. *IEEE Internet of Things Journal*, 7(5), 4228-4237.
- 29. Gupta, H., Vahid Dastjerdi, A., Ghosh, S. K., & Buyya, R. (2017). iFogSim: A toolkit for modeling and simulation of resource management techniques in the Internet of Things, Edge and Fog computing environments. *Software: Practice and Experience*, *47*(9), 1275-1296.

- Wu, Q., & Zhang, R. (2019). Towards smart and reconfigurable environment: Intelligent reflecting surface aided wireless network. *IEEE communications magazine*, 58(1), 106-112.
- Hu, X., Masouros, C., & Wong, K. K. (2021). Reconfigurable intelligent surface aided mobile edge computing: From optimization-based to location-only learning-based solutions. *IEEE Transactions on Communications*, 69(6), 3709-3725.
- 32. Li, Z., Chen, M., Yang, Z., Zhao, J., Wang, Y., Shi, J., & Huang, C. (2021). Energy efficient reconfigurable intelligent surface enabled mobile edge computing networks with NOMA. *IEEE Transactions on Cognitive Communications and Networking*, 7(2), 427-440.
- 33. Bai, T., Pan, C., Deng, Y., Elkashlan, M., Nallanathan, A., & Hanzo, L. (2020). Latency minimization for intelligent reflecting surface aided mobile edge computing. *IEEE Journal on Selected Areas in Communications*, 38(11), 2666-2682.
- 34. Babu, P. A., Sridhar, P., & Vallabhuni, R. R. (2022, February). Fake currency recognition system using edge detection. In 2022 Interdisciplinary Research in Technology and Management (IRTM) (pp. 1-5). IEEE.
- Cao, X., Yang, B., Zhang, H., Huang, C., Yuen, C., & Han,
 Z. (2021). Reconfigurable-intelligent-surface-assisted MAC for wireless networks: Protocol design, analysis, and optimization. *IEEE Internet of Things Journal*, 8(18), 14171-14186.
- 36. Cao, X., Yang, B., Huang, C., Yuen, C., Di Renzo, M., Han, Z., ... & Hanzo, L. (2021). AI-assisted MAC for reconfigurable intelligent-surface-aided wireless networks: Challenges and opportunities. IEEE Communications Magazine, 59(6), 21-27.
- 37. Abrardo, A., Dardari, D., Di Renzo, M., & Qian, X. (2021). MIMO interference channels assisted by reconfigurable intelligent surfaces: Mutual coupling aware sum-rate optimization based on a mutual impedance channel model. *IEEE Wireless Communications Letters*, 10(12), 2624-2628.
- Trichopoulos, G. C., Theofanopoulos, P., Kashyap, B., Shekhawat, A., Modi, A., Osman, T., ... & Alkhateeb, A. (2022). Design and evaluation of reconfigurable intelligent surfaces in real-world environment. *IEEE Open Journal of the Communications Society*, *3*, 462-474.

- Wu, D., Tang, Q., Zhao, Y., Zhang, M., Fu, Y., & Zhang, D. (2020). Easyquant: Post-training quantization via scale optimization. *arXiv preprint arXiv:2006.16669*.
- 40. Kurshid, B., Rshour, L., Ali, M. W., Al-Fares, R., & Fahad, A. J. (2023). The potential of ultra-wideband printed rectangular-based monopole antennas. *National Journal* of Antennas and Propagation, 5(2), 14-20.
- 41. Hugh, Q., Soria, F., Kingdon, C. C., & Luedke, R. G. (2022). Fundamental Data Separator Using Threshold Logic at Low-Supply Voltages. Journal of VLSI Circuits and Systems, 4(2), 30-37. https://doi.org/10.31838/ jvcs/04.02.05
- 42. Srimuang, C., Srimuang, C., & Dougmala, P. (2023). Autonomous flying drones: Agricultural supporting equipment. International Journal of Communication and Computer Technologies, 11(2), 7-12. https://doi. org/10.31838/IJCCTS/11.02.02
- Prasath, C. A. (2023). The role of mobility models in MANET routing protocols efficiency. National Journal of RF Engineering and Wireless Communication, 1(1), 39-48. https://doi.org/10.31838/RFMW/01.01.05
- 44. Abdullah, D. (2024). Design and implementation of secure VLSI architectures for cryptographic applications. *Journal of Integrated VLSI, Embedded and Computing Technologies, 1*(1), 21-25. https://doi.org/10.31838/ JIVCT/01.01.05
- 45. Sadulla, S. (2024). State-of-the-art techniques in environmental monitoring and assessment. *Innovative Reviews in Engineering and Science*, 1(1), 25-29. https://doi.org/10.31838/INES/01.01.06
- 46. Muralidharan, J. (2024). Machine learning techniques for anomaly detection in smart IoT sensor networks. *Journal of Wireless Sensor Networks and IoT*, 1(1), 15-22. https://doi.org/10.31838/WSNIOT/01.01.03
- 47. Sadulla, S. (2024). A comparative study of antenna design strategies for millimeter-wave wireless communication. SCCTS Journal of Embedded Systems Design and Applications, 1(1), 13-18. https://doi.org/10.31838/ ESA/01.01.03
- Barhoumi, E. M., Charabi, Y., & Farhani, S. (2024). Detailed guide to machine learning techniques in signal processing. Progress in Electronics and Communication Engineering, 2(1), 39-47. https://doi.org/10.31838/ PECE/02.01.04