

Reconfigurable Computing Architectures for Edge Computing Applications

L. Tang¹, Y. Chen², J. Zhou^{3*}

¹⁻³School of Computer Science, Huanggang Normal University, Huanggang 438000, China

Keywords:

Edge Computing;
Optimization Techniques;
Reconfigurable Architectures;
Resource Allocation;
Scalability;
System Efficiency

Corresponding Author Email:
zhouj@hgnu.edu.cn

DOI: 10.31838/RCC/02.01.01

Received : 01.07.24

Revised : 01.10.24

Accepted : 01.12.24

ABSTRACT

With the explosive growth of Internet of Things (IoT) devices and edge computing applications, the way our data is being processed and analyzed is undergoing a major revolution. With the exponential growth of the volume of data being generated at the network edge, traditional computing architectures are no longer able to cope with the strict demands of real time processing, low latency and energy efficiency. As a result, the reconfigurable computing architectures have emerged as a promising solution for edge computing scenarios. Dynamic allocation of hardware resources to different applications is a main motivator for reconfigurable computing and could lead to substantial performance and energy efficiency improvements over fixed architectures. Reconfigurable edge architectures that bring adaptable computing capabilities near the data source are designed to overcome the limitations of cloud centric models for intelligent, responsive edge applications. In this comprehensive study of reconfigurable computing architecture in a new domain for edge computing, key technologies, design strategies, and application areas are addressed. In this work we analyze the characteristics and opportunities of the edge environment, and how reconfigurable system address these requirements. By synthesizing research and industry developments over the past few years, we provide perspectives on the existing art and the promising future avenues.

How to cite this article: Tang L, Chen Y, Zhou J (2025). Reconfigurable Computing Architectures for Edge Computing Applications. SCCTS Transactions on Reconfigurable Computing, Vol. 2, No. 1, 2025, 1-9

RECONFIGURABLE COMPUTING: FUNDAMENTALS AND PRACTICES

Reconfigurable computing is a paradigm change from fixed function processors that allow reconfiguring hardware structures to achieve best intrinsic performance for a given task. Field programmable gate arrays (FPGAs) are the reconfigurable systems' heart—arrays of programmable logic blocks that can be reconfigured into custom digital circuits at run time. The main advantage of reconfigurable architectures lies in their ability to reach their performance levels comparable to that of application specific integrated circuits (ASICs) while maintaining the flexibility of general purpose processors. Due to its ability to combine both performance and adaptability, reconfigurable computing is very well suited for edge environments where workloads often vary widely and resources are often limited.

Hybrid approach such reconfigurable systems typically use both reconfigurable fabric and fixed function processors. It offers programmability for control oriented tasks at the same time for offloading compute intensive tasks to custom hardware accelerators. Ranging from coarse grained functional units to fine grained logic element, reconfiguration granularity can vary, providing different trade offs between flexibility and efficiency. Hardware design and optimization is one of the biggest problems in reconfigurable computing. VHDL and Verilog (i.e. traditional hardware description languages) are difficult to create mechanically, meaning that their domain is limited to a particular, highly specialized kind of expert. To compensate for this, there have been the emergence of high level synthesis (HLS) tools that let designers describe hardware functionality in higher




Fig. 1: Reconfigurable Computing: Fundamentals and Practices

level languages such as C or C++, and automatically generate optimized hardware descriptions (Figure 1).

Along with reconfigurable computing, new architectures will continue to strive for higher performance and better efficiency. Coarse grained reconfigurable arrays (CGRAs) provide a middle way between two other kinds of architectures, why FPGAs and ASICs, for implementing data flow like computations. Concurrently, in-memory computing and neuromorphic architectures are opening access to brain inspired computing at the edge at an unprecedentedly high efficiency.^[1-5]

EDGE COMPUTING LANDSCAPE AND REQUIREMENT

Given the shortcoming of cloud based models in cases of low latency, high bandwidth, and privacy enhancement, Edge computing has become a critical paradigm. Edge computing enables new classes of applications that were previously infeasible due to latency or connectivity constraints, and also reduces network congestion and response time by processing data closer to its source. The deployment landscape for edge computing spans from resource constrained IoT devices, to more powerful edge servers and gateways. Due to this heterogeneity there are complications with computing architectures and they must be versatile to a range of workloads and operating conditions. Key requirements for edge computing systems include:

1. Low latency processing: Real time or near real time response times are needed for many edge

applications such as, autonomous vehicles and industrial control systems. There is a requirement for minimal processing delays on computing architectures.

2. Energy efficiency: However, edge devices typically operate under tight power budgets, so highly efficient computing solutions that achieve high performance per watt are required.
3. Adaptability: Systems operating in edge environments have dynamic requirements, changing workloads, and network conditions.
4. Reliability and fault tolerance: Hardware failures, network disruptions and other real world deployment challenges must be confronted, yet, edge systems must continue to operate.
5. Security and privacy: As data is processed at the edge, it raises new security considerations over data protection and secure computation.
6. Cost-effectiveness: To make this happen, edge computing solutions have to be performant, and cost effective, especially for large scale IoT deployments.

In this work, we demonstrate the applicability of reconfigurable computing architectures to address these requirements by providing the flexibility to dynamically balance hardware resources across multiple edge computing scenarios. Reconfigurable systems can potentially provide order of magnitude benefit in performance, energy efficiency, and overall system capability at the edge by enabling hardware acceleration of critical tasks that are still local and adaptable (Figure 2).^[6-9]




Fig. 2: Edge computing reconfigurable architectures

EDGE COMPUTING RECONFIGURABLE ARCHITECTURES

Specialized reconfigurable architectures developed for deployment in resource constrained environments have been driven by the unique requirements of edge computing. In particular, these architectures seek to balance performance, energy efficiency and flexibility in order to accommodate the disparate requirements of edge applications. Several key approaches have emerged:

FPGA-based Edge Accelerators

FPGA is the base for many reconfigurable edge computing solutions. Keeping in mind the advantages, modern FPGAs provide high performance, low power consumption and runtime reconfigurability. Capabilities for parallel processing of compute-intensive tasks. Custom hardware implementation for low latency processing. The rapid proliferation of Internet of Things (IoT) devices and edge computing applications has sparked a revolution in how we process and analyze data. As the volume of data generated at the network edge continues to grow exponentially, traditional computing architectures are struggling to keep pace with the demanding requirements of real-time processing, low latency, and energy efficiency. This has led to increased interest in reconfigurable computing architectures as a promising solution for edge computing scenarios. Reconfigurable computing offers the flexibility to dynamically adapt hardware resources to match the

specific needs of different applications, potentially providing significant performance and energy efficiency improvements over fixed architectures. By bringing adaptable computing capabilities closer to the data source, reconfigurable edge architectures aim to overcome the limitations of cloud-centric models and enable a new class of intelligent, responsive edge applications.^[10-14]

FPGA-BASED EDGE ACCELERATORS

Field-Programmable Gate Arrays (FPGAs) serve as the foundation for many reconfigurable edge computing solutions. Modern FPGAs offer a compelling combination of high performance, low power consumption, and runtime reconfigurability. Key advantages of FPGA-based edge accelerators include:

- Parallel processing capabilities for compute-intensive tasks
- Low-latency processing through custom hardware implementation
- Ability to adapt to changing workloads through dynamic reconfiguration
- Support for implementing specialized interfaces and protocols

Edge optimized FPGA families from leading FPGA vendors such as Xilinx and Intel with integrated ARM processors, better power efficiency, and hardened acceleration for common edge workloads such as AI inferencing have been introduced. These System on Chip (SoC) FPGAs offer an high flexibility platform to

implement the complete edge computing solutions.

Smart Manufacturing AND Industrial IoT

Because sensor data processing in the Industrial Internet of the Things (IIoT) and smart manufacturing environments needs to be real time, control systems must be adaptive, and the implementation of complex algorithms must be efficient, the general architecture of this system is similar to the industrial system at blue poly tape. It has the ability to process time critical control loops on low latencies. Extremely flexible implementation of a wide range of communication protocols. Condition monitoring and predictive maintenance in adaptive signal processing. The AI/ML acceleration of quality control and process optimization; energy efficient. acturing environments require real-time processing of sensor data, adaptive control systems, and efficient implementation of complex algorithms. Reconfigurable computing offers several advantages in this domain:

- Flexible implementation of diverse communication protocols
- Adaptive signal processing for condition monitoring and predictive maintenance
- Energy-efficient acceleration of AI/ML algorithms for quality control and process optimization

Real-time machine vision for quality inspection on the production line was implemented by a major automotive manufacturer who deployed FPGA-based edge computing nodes that drove machine vision. Rapid update of inspection algorithms and seamless integration with current control systems lead to a 30% decline in defect rates and an overall equipment effectiveness.^[15-19]

AUTOMATED VEHICLES AND ADVANCED DRIVER ASSISTANCE SYSTEMS (ADAS)

This thesis examines the crash rate of Autonomous Vehicles and ADAS for various driving scenarios, in order to help identify the dominant crash causes associated with these technologies. In this thesis, we study the crash rate of Autonomous Vehicles and ADAS for different driving scenarios, to understand the principal crash causes that are linked to these technologies. Recently, reconfigurable computing solutions have been adopted by the automotive industry to meet the stringent needs of autonomous driving and advanced driver assistance systems with the emergence of new design edge architectures such as flexible electronic architectures, content flexible architectures, and flexible diagnostic architectures. Sensor fusion and real time perception. Path planning and decision making algorithms. Deep learning object detection and classification models hardware acceleration. Implementing safety critical functions adaptively. Internet of Things (IIoT) and smart manufacturing environments require real-time processing of sensor data, adaptive control systems, and efficient implementation of complex algorithms. Reconfigurable computing offers several advantages in this domain. A major automotive manufacturer deployed FPGA-based edge computing nodes in their production line to implement real-time machine vision for quality inspection. The reconfigurable architecture allowed for rapid updates to inspection algorithms and seamless integration with existing control systems, resulting in a 30% reduction in defect

Table 1: Characteristics of Reconfigurable Computing Architectures for Edge Computing

Characteristic	Explanation
Adaptability	Adaptability allows the system to re-configure itself to meet the demands of different edge computing tasks, offering flexibility in operation.
Scalability	Scalability ensures that the computing architecture can expand to handle increasing workloads, such as those generated by IoT devices.
Energy Efficiency	Energy efficiency is crucial in edge computing environments, where power consumption needs to be minimized while maintaining high performance.
Resource Management	Resource management in reconfigurable computing helps optimize the usage of available hardware resources, ensuring that tasks are performed efficiently.
Parallel Processing	Parallel processing enables the execution of multiple tasks simultaneously, which is essential for real-time data processing at the edge.
Latency Reduction	Latency reduction is critical in edge computing, where low response time is required for applications such as autonomous systems and industrial automation.

- Low-latency processing of time-critical control loops

Table 2: Reconfigurable Computing Architectures for Edge Computing

Architecture	Key Features	Applications	Benefits
FPGA-based	High flexibility, low latency, parallel processing	Real-time data processing, AI applications	Customizable hardware, low energy consumption
ASIC-based	Application-specific, optimized design	IoT devices, edge AI models	High performance, energy efficiency
Hybrid Systems	Combination of FPGA and CPU/GPU	Complex edge computing, big data analysis	Versatility, high processing power,
Reconfigurable System-on-Chip (SoC)	Integrated computing and memory resources	Edge AI, real-time video processing	High integration, reduced footprint, flexibility
Digital Circuits with Reconfigurable Logic	Field-programmable logic blocks	Real-time control systems	Adaptive to changing workloads, low energy consumption
Cloud-integrated Edge Systems	Hybrid use of cloud and edge computing resources	Large-scale edge computing, cloud-edge collaboration	Scalable, cost-effective, fast decision-making

rates and improved overall equipment effectiveness (Table 2).^[20-24]

AUTONOMOUS VEHICLES AND ADVANCED DRIVER ASSISTANCE SYSTEMS (ADAS)

The automotive industry is increasingly adopting reconfigurable computing solutions to meet the demanding requirements of autonomous driving and advanced driver assistance systems. Key applications include:

- Sensor fusion and real-time perception
- Path planning and decision-making algorithms
- Hardware acceleration of deep learning models for object detection and classification
- Adaptive implementation of safety-critical functions

A heterogeneous reconfigurable architecture combining FPGAs and CGRAs was used to implement a flexible perception pipeline by means of a leading ADAS developer. As a result of these conditions, the system dynamically allocated computing resources, leading to a 5x improvement in processing throughput over a fixed-function implementation, while meeting strict latency requirements.^[25-26]

Edge AI and Machine Learning

One of the key drivers to reconfigurable computing adoption is the deployment of artificial intelligence or machine learning model on the edge. Implementation of diverse neural network architectures with efficiency. Dynamic adaptation to different model requirements and workloads. Aid in running emerging AI algorithms and quantization techniques. Good energy efficiency

compared to general purpose processors. Things (IIoT) and smart manufacturing environments require real-time processing of sensor data, adaptive control systems, and efficient implementation of complex algorithms. Reconfigurable computing offers several advantages in this domain:

Table 3: Applications and Benefits of Reconfigurable Computing in Edge Computing

Application	Benefit
IoT Device Management	IoT device management benefits from reconfigurable computing through optimized resource allocation, enabling efficient data handling from multiple sensors.
Autonomous Vehicles	Autonomous vehicles use reconfigurable architectures for real-time decision-making, improving responsiveness and safety by processing large volumes of sensor data.
Industrial Automation	Industrial automation systems rely on reconfigurable computing to optimize control processes, reducing operational costs and increasing productivity in manufacturing environments.
Smart City Infrastructure	Smart city infrastructure leverages reconfigurable systems to manage and analyze large datasets from connected devices, improving traffic flow, energy use, and public safety.
Real-Time Analytics	Real-time analytics in edge computing environments benefit from reconfigurable computing by reducing the time needed to process data and make decisions, especially in high-speed applications.

Application	Benefit
Healthcare Monitoring	Healthcare monitoring systems use reconfigurable architectures to process data from various medical sensors, allowing for continuous health monitoring and timely intervention.

- Low-latency processing of time-critical control loops
- Flexible implementation of diverse communication protocols
- Adaptive signal processing for condition monitoring and predictive maintenance
- Energy-efficient acceleration of AI/ML algorithms for quality control and process optimization

A major automotive manufacturer deployed FPGA-based edge computing nodes in their production line to implement real-time machine vision for quality inspection. The reconfigurable architecture allowed for rapid updates to inspection algorithms and seamless integration with existing control systems, resulting in a 30% reduction in defect rates and improved overall equipment effectiveness. The automotive industry is increasingly adopting reconfigurable computing solutions to meet the demanding requirements of autonomous driving and advanced driver assistance systems. Key applications include. A leading ADAS developer utilized a heterogeneous reconfigurable architecture combining FPGAs and CGRAs to implement a flexible perception pipeline. The system

dynamically allocated computing resources based on driving conditions and sensor inputs, achieving a 5x improvement in processing throughput compared to a fixed-function implementation while maintaining strict latency requirements.^[27-29]

Edge AI and Machine Learning

The deployment of artificial intelligence and machine learning models at the edge is a key driver for reconfigurable computing adoption. Reconfigurable architectures offer several benefits for edge AI. Demand for flexible high performance computing at the network edge is generated by the rollout of 5G networks and beyond. Adaptive wireless protocols on software defined radio (SDR). Flexible packet processing, and network functions virtualization (NFV)• Massive MIMO, beamforming algorithms. Low latency applications with Edge computing services Internet of Things (IIoT) and smart manufacturing environments require real-time processing of sensor data, adaptive control systems, and efficient implementation of complex algorithms. Reconfigurable computing offers several advantages in this domain. However, reconfigurable computing systems are gaining popularity as edge devices are performing more and more sensitive computation. Hardware based security mechanisms for reconfigurable architectures. Partial reconfiguration and bit stream protection techniques (Table 4).^[30-33]

With partially reconfigurable systems, secure partial reconfiguration and bitstream protection techniques are needed. Reconfigurable edge computing trusted execution environments. Privacy

Table 4: Challenges and Solutions for Reconfigurable Computing at the Edge

Challenge	Solution	Impact	Use Case
Limited Power and Resources	Low power architectures and optimization techniques	Improved energy efficiency for edge devices	IoT applications, wearables
Hardware Adaptability	Use of FPGA/SoC for reconfiguration	Ability to modify hardware for specific tasks	Autonomous systems, AI at the edge
Real-time Processing	Hybrid computing (FPGA + CPU/GPU) for faster processing	Enhanced decision-making at the edge	Autonomous vehicles, real-time analytics
Communication Latency	Optimized data handling and processing on the edge	Reduced transmission delays, faster data processing	Smart cities, industrial monitoring
Security Concerns	Hardware-based security solutions, secure reconfiguration	Increased resilience against attacks	Industrial IoT, sensitive data processing
Scalability in Diverse Environments	Integration with cloud services for dynamic scaling	More flexible and scalable solutions	Distributed systems, large-scale AI processing

preserving computation based on homomorphic encryption on reconfigurable hardware security and trustworthiness of reconfigurable computing systems is crucial. Emerging research directions in this area include. Continued challenges exist with efficiently scaling reconfigurable computing solutions across diverse edge deployments and integrating with heterogeneous computing resources. Hierarchical reconfigurable architectures over device/edge/cloud layers. Reconfigurable accelerators seamlessly integrated with the emerging memory technologies. Heterogeneous edge computing system standardized interfaces and abstraction layers. Distributed reconfiguration and resource management of Edge Networks. During the security and trustworthiness of reconfigurable computing systems is crucial. Emerging research directions in this area include. Efficiently scaling reconfigurable computing solutions across diverse edge deployments and integrating with heterogeneous computing resources present ongoing challenges. Future research may explore.^[34-38]

It gets hot and bad in edge computing environments and they demand resilient fault tolerance mechanisms. Fault recovery and Self Healing Systems using advanced partial reconfiguration techniques. Machine learning approaches for predicting failure, and mitigating it. Development of redundant and diverse strategies using reconfigurable resources. Resilient in field monitoring and adaptation of deployed reconfigurable edge system ensuring the security and trustworthiness of reconfigurable computing systems is crucial. Emerging research directions in this area include. Efficiently scaling reconfigurable computing solutions across diverse edge deployments and integrating with heterogeneous computing resources present ongoing challenges. Future research may explore. Efficiently scaling reconfigurable computing solutions across diverse edge deployments and integrating with heterogeneous computing resources present ongoing challenges. Research on how these emerging technologies can fit into current flexibly reconfigurable architectures might enable novel edge computing applications.

CONCLUSION

In order to respond to the special requirements of edge computing environments, reconfigurable computing architectures have emerged as a promising solution. Reconfigurable systems provide the flexibility in balance between performance, energy efficiency, and

adaptability to power a new class of intelligent and responsive edge applications in multiple domains. This survey investigates the fundamental concepts, key technologies and design methodologies that enable the evolution of reconfigurable edge computing solutions. Specific application domains for which reconfigurable architectures are making large impacts have been examined, and case studies of benefits in real world deployments have been presented. However, the design complexity, energy efficiency and security of reconfigurable edge computing systems continue to be challenging; meanwhile, research and future technology are progressing the capabilities of such systems to a greater degree. Shaped by the continuing evolution of the field, reconfigurable architectures are poised to reach new frontiers in distributed intelligence and continue to solutionize the future of edge computing.

REFERENCES:

1. Zhang, N., Shi, H., Chen, L., Lin, T., & Shao, X. (2019, December). A novel CNN architecture on FPGA-based SoC for remote sensing image classification. In 2019 IEEE International Conference on Signal, Information and Data Processing (ICSIDP) (pp. 1-5). IEEE.
2. Lamoral Coines, A., & Jiménez, V. P. G. (2021). CCSDS 131.2-B-1 transmitter design on FPGA with adaptive coding and modulation schemes for satellite communications. *Electronics*, 10(20), 2476.
3. Sakai, Y. (2020, November). Quantization for deep neural network training with 8-bit dynamic fixed point. In 2020 7th International Conference on Soft Computing & Machine Intelligence (ISCMI) (pp. 126-130). IEEE.
4. Trusov, A., Limonova, E., Slugin, D., Nikolaev, D., & Arlazarov, V. V. (2021, January). Fast implementation of 4-bit convolutional neural networks for mobile devices. In 2020 25th International Conference on Pattern Recognition (ICPR) (pp. 9897-9903). IEEE.
5. S. Vanithamani, N. Chellapandi, S. Suganya, Rajeev Ratna Vallabhuni, Satheesh S, K. Amudha, Mohammed Siddique, A Rohini, S. Balu, K. Palanivel, V. Kannan, J Logeshwaran, "BANANA LEAF DISEASE DETECTION USING CNN - OPEN CV-DEEP LEARNING APPROACH," The Patent Office Journal No. 52/2022, India. Application No. 202241073393 A.
6. Li, L., Zhang, S., & Wu, J. (2019). Efficient object detection framework and hardware architecture for remote sensing images. *Remote Sensing*, 11(20), 2376.
7. Zhang, X., Wei, X., Sang, Q., Chen, H., & Xie, Y. (2020). An efficient FPGA-based implementation for quantized remote sensing image scene classification network. *Electronics*, 9(9), 1344.

8. Zhang, X., Wei, X., Sang, Q., Chen, H., & Xie, Y. (2020). An efficient FPGA-based implementation for quantized remote sensing image scene classification network. *Electronics*, 9(9), 1344.
9. Liang, Y. C., Chen, J., Long, R., He, Z. Q., Lin, X., Huang, C., ... & Di Renzo, M. (2021). Reconfigurable intelligent surfaces for smart wireless environments: channel estimation, system design and applications in 6G networks. *Science China Information Sciences*, 64, 1-21.
10. Wu, Q., Zhang, S., Zheng, B., You, C., & Zhang, R. (2021). Intelligent reflecting surface-aided wireless communications: A tutorial. *IEEE transactions on communications*, 69(5), 3313-3351.
11. Huang, C., Hu, S., Alexandropoulos, G. C., Zappone, A., Yuen, C., Zhang, R., ... & Debbah, M. (2020). Holographic MIMO surfaces for 6G wireless networks: Opportunities, challenges, and trends. *IEEE wireless communications*, 27(5), 118-125.
12. Cui, T. J., Qi, M. Q., Wan, X., Zhao, J., & Cheng, Q. (2014). Coding metamaterials, digital metamaterials and programmable metamaterials. *Light: science & applications*, 3(10), e218-e218.
13. Li, Y., Yu, Y., Susilo, W., Hong, Z., & Guizani, M. (2021). Security and privacy for edge intelligence in 5G and beyond networks: Challenges and solutions. *IEEE Wireless Communications*, 28(2), 63-69.
14. Zhang, C., Sun, G., Fang, Z., Zhou, P., Pan, P., & Cong, J. (2018). Caffeine: Toward uniformed representation and acceleration for deep convolutional neural networks. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 38(11), 2072-2085.
15. Hsieh, H. C., Chen, J. L., & Benslimane, A. (2018). 5G virtualized multi-access edge computing platform for IoT applications. *Journal of Network and Computer Applications*, 115, 94-102.
16. S. Meenakshi, Shahanawaj Ahamad, Rajeev Ratna Vallabhuni, Malmarugan, R. Rathiya, Kasiviswanadham Yadlapalli, Vijaya Krishna Rayi, Amol P. Gargelwar, Bhaveshkumar H. Pithadiya, Sudhanshu Maurya, Rohan Verma, Manmohan Singh Rauthan, "BLOCK CHAIN FOR IOT SECURITY AND PRIVACY," The Patent Office Journal No. 01/2023, India. Application No. No. 202241077458 A.
17. Zhu, X., Jiang, C., Kuang, L., Ge, N., Guo, S., & Lu, J. (2019). Cooperative transmission in integrated terrestrial-satellite networks. *IEEE network*, 33(3), 204-210.
18. Di Renzo, M., Ntontin, K., Song, J., Danufane, F. H., Qian, X., Lazarakis, F., ... & Shamai, S. (2020). Reconfigurable intelligent surfaces vs. relaying: Differences, similarities, and performance comparison. *IEEE Open Journal of the Communications Society*, 1, 798-807.
19. Ghosh-Dastidar, S., & Adeli, H. (2009). Spiking neural networks. *International journal of neural systems*, 19(04), 295-308.
20. Ding, Z., Lei, X., Karagiannidis, G. K., Schober, R., Yuan, J., & Bhargava, V. K. (2017). A survey on non-orthogonal multiple access for 5G networks: Research challenges and future trends. *IEEE Journal on Selected Areas in Communications*, 35(10), 2181-2195.
21. Ding, Z., Xu, J., Dobre, O. A., & Poor, H. V. (2019). Joint power and time allocation for NOMA-MEC offloading. *IEEE Transactions on Vehicular Technology*, 68(6), 6207-6211.
22. Wang, F., Xu, J., & Ding, Z. (2018). Multi-antenna NOMA for computation offloading in multiuser mobile edge computing systems. *IEEE Transactions on Communications*, 67(3), 2450-2463.
23. Wang, F., Xu, J., & Ding, Z. (2018). Multi-antenna NOMA for computation offloading in multiuser mobile edge computing systems. *IEEE Transactions on Communications*, 67(3), 2450-2463.
24. Xia, N., & Yang, C. S. (2017). Vehicular communications: Standards and challenges. In *Internet of Vehicles. Technologies and Services for Smart Cities: 4th International Conference, IOV 2017, Kanazawa, Japan, November 22-25, 2017, Proceedings 4* (pp. 1-12). Springer International Publishing.
25. Viridis, A., Nardini, G., Stea, G., & Sabella, D. (2020). End-to-end performance evaluation of MEC deployments in 5G scenarios. *Journal of Sensor and Actuator Networks*, 9(4), 57.
26. Giaimo, F., & Berger, C. (2017, April). Design criteria to architect continuous experimentation for self-driving vehicles. In *2017 IEEE International Conference on Software Architecture (ICSA)* (pp. 203-210). IEEE.
27. Nowshin, F., Liu, L., & Yi, Y. (2020, August). Energy efficient and adaptive analog ic design for delay-based reservoir computing. In *2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)* (pp. 592-595). IEEE.
28. Maass, W. (1997). Networks of spiking neurons: the third generation of neural network models. *Neural networks*, 10(9), 1659-1671.
29. Xia, N., & Yang, C. S. (2017). Vehicular communications: Standards and challenges. In *Internet of Vehicles. Technologies and Services for Smart Cities: 4th International Conference, IOV 2017, Kanazawa, Japan, November 22-25, 2017, Proceedings 4* (pp. 1-12). Springer International Publishing.
30. Viridis, A., Nardini, G., Stea, G., & Sabella, D. (2020). End-to-end performance evaluation of MEC deployments in 5G scenarios. *Journal of Sensor and Actuator Networks*, 9(4), 57.
31. Barakabitze, A. A., Ahmad, A., Mijumbi, R., & Hines, A. (2020). 5G network slicing using SDN and NFV: A survey of taxonomy, architectures and future challenges. *Computer Networks*, 167, 106984.
32. Harishchander Anandaram, V. Kannan, R. Radhakrishnan, Rajeev Ratna Vallabhuni, Vineetha KR, Deepa A, Pra-

- mod K, Divya P, Sumi M, Ashish L, J Logeshwaran, "AL/ML FOR NETWORK MANAGEMENT AND ORCHESTRATION AT THE EDGE OF FUTURE NETWORKS," The Patent Office Journal No. 01/2023, India. Application No. No. 202241 077460 A.
33. Alonso, R. S., Sittón-Candanedo, I., Rodríguez-González, S., García, Ó., & Prieto, J. (2019). A survey on software-defined networks and edge computing over IoT. In *Highlights of Practical Applications of Survivable Agents and Multi-Agent Systems. The PAAMS Collection: International Workshops of PAAMS 2019, Ávila, Spain, June 26-28, 2019, Proceedings 17* (pp. 289-301). Springer International Publishing.
 34. Bai, T., Pan, C., Deng, Y., Elakashlan, M., Nallanathan, A., & Hanzo, L. (2020). Latency minimization for intelligent reflecting surface aided mobile edge computing. *IEEE Journal on Selected Areas in Communications*, 38(11), 2666-2682.
 35. Huang, C., Zappone, A., Alexandropoulos, G. C., Debbah, M., & Yuen, C. (2019). Reconfigurable intelligent surfaces for energy efficiency in wireless communication. *IEEE transactions on wireless communications*, 18(8), 4157-4170.
 36. Singh, J., Bello, Y., Hussein, A. R., Erbad, A., & Mohamed, A. (2020). Hierarchical security paradigm for IoT multiaccess edge computing. *IEEE Internet of Things Journal*, 8(7), 5794-5805.
 37. De Rango, F., Potrino, G., Tropea, M., & Fazio, P. (2020). Energy-aware dynamic Internet of Things security system based on Elliptic Curve Cryptography and Message Queue Telemetry Transport protocol for mitigating Replay attacks. *Pervasive and Mobile Computing*, 61, 101105.
 38. Sharma, H., Park, J., Mahajan, D., Amaro, E., Kim, J. K., Shao, C., ... & Esmaeilzadeh, H. (2016, October). From high-level deep neural models to FPGAs. In *2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)* (pp. 1-12). IEEE.
 39. Muralidharan, J. (2024). Advancements in 5G technology: Challenges and opportunities in communication networks. *Progress in Electronics and Communication Engineering*, 1(1), 1-6. <https://doi.org/10.31838/PECE/01.01.01>
 40. Muralidharan, J. (2024). Optimization techniques for energy-efficient RF power amplifiers in wireless communication systems. *SCCTS Journal of Embedded Systems Design and Applications*, 1(1), 1-6. <https://doi.org/10.31838/ESA/01.01.01>
 41. Prasath, C. A. (2024). Energy-efficient routing protocols for IoT-enabled wireless sensor networks. *Journal of Wireless Sensor Networks and IoT*, 1(1), 1-7. <https://doi.org/10.31838/WSNIOT/01.01.01>
 42. Sulyukova, L. (2025). Latest innovations in composite material technology. *Innovative Reviews in Engineering and Science*, 2(2), 1-8. <https://doi.org/10.31838/INES/02.02.01>
 43. Jagan, B. O. L. (2024). Low-power design techniques for VLSI in IoT applications: Challenges and solutions. *Journal of Integrated VLSI, Embedded and Computing Technologies*, 1(1), 1-5. <https://doi.org/10.31838/JIVCT/01.01.01>
 44. Muralidharan, J. (2023). Innovative RF design for high-efficiency wireless power amplifiers. *National Journal of RF Engineering and Wireless Communication*, 1(1), 1-9. <https://doi.org/10.31838/RFMW/01.01.01>
 45. Yang, C. S., Lu, H., & Qian, S. F. (2024). Fine tuning SSP algorithms for MIMO antenna systems for higher throughputs and lesser interferences. *International Journal of Communication and Computer Technologies*, 12(2), 1-10. <https://doi.org/10.31838/IJCCTS/12.02.01>
 46. Udhayakumar, A., Ramya, K. C., Vijayakumar, P., Sheeba Rani, S., Balamanikandan, A., & Saranya, K. (2024). Reversible Vedic Direct Flag Divider in Key Generation of RSA Cryptography. *Journal of VLSI Circuits and Systems*, 6(2), 75-83. <https://doi.org/10.31838/jvcs/06.02.08>
 47. Rimada, Y., Mrinh, K.L., & Chuonghan. (2024). Unveiling the printed monopole antenna: Versatile solutions for modern wireless communication. *National Journal of Antennas and Propagation*, 6(1), 1-5