(1)
Matteo Ferrari. High-Performance Network-on-Chip Architecture With Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems. Journal of Integrated VLSI, Embedded and Computing Technologies 2026, 3 (3), 43-50.