[1]
Matteo Ferrari 2026. High-Performance Network-on-Chip Architecture with Congestion-Aware Adaptive Routing for Heterogeneous Multi-Core VLSI Systems. Journal of Integrated VLSI, Embedded and Computing Technologies . 3, 3 (May 2026), 43–50.