[1]
V.Ramya 2025. On-Chip Co-Processing Architectures for Concurrent Neuroelectrical and Hemodynamic Signal Analysis. Journal of Integrated VLSI, Embedded and Computing Technologies . 3, 1 (Nov. 2025), 64–70.